I. INTRODUCTION
T HE semiconductor industry has advanced at an exponential rate over the last few decades. In recent years, interconnects have become a major limiting factor on the performance of very large scale integrated systems [1] - [3] . Latency, energy dissipation, and signal integrity have all become an increasingly difficult problem to cope with. Many solutions have emerged to address these challenges, ranging from new materials and processes to novel microarchitectures. Improving fundamental material properties are expected to become more important in highly scaled technologies. Surface scattering of conducting electrons is projected to be a major concern, drastically increasing the effective resistivity of copper interconnects [4] . This results from a combination of smaller cross-sectional dimensions and increased liner thicknesses. Heat management will also be increasingly important, as higher energy dissipation of wires and poor thermal conductivity of low-k insulators contribute to substantial temperature increases.
Among many materials, graphene has received much attention in recent years as a replacement for copper intercon- nects. Graphene is a planar sheet composed of carbon atoms. Graphene exhibits ballistic transport [5] , [6] , high intrinsic mobility [6] , [7] , high thermal conductivity [8] , [9] , and high current-carrying capacity [10] , making it attractive not only for transistors [11] , [12] but also for interconnects [13] , [14] and even as a thermal interface material [15] . Theoretical projections show that, at small linewidths (< 8 nm), graphene will outperform copper with a 1 : 1 aspect ratio [13] . Graphene sheets are also an attractive alternative to carbon nanotubes (CNT) as they are more compatible with conventional lithography methods. While selective growth and placement of CNTs has been difficult, graphene can be grown in large sheets [16] , [17] and then be subsequently patterned and etched. This results in better control and higher reproducibility of graphene devices.
DC characterization of sub-50-nm graphene interconnects has been reported [10] , [14] , but very few studies exist on evaluating their performance when integrated with CMOS. Off-chip measurements have limited scope and often require expensive equipment. Furthermore, demonstrating integration with CMOS is a critical step in establishing a path for graphene electronics. These topics are addressed by demonstrating 1-mm graphene wires integrated with a CMOS low-swing transmitter/ receiver pair operating up to 50 Mb/s. Chen et al. have recently reported the first integrated graphene/CMOS system [18] , where CMOS ring oscillators are used to indirectly measure the performance of short graphene wires. In contrast, this paper focuses on end-to-end data communication on medium to long graphene wires (Fig. 1) . The performance of each graphene wire is measured in detail, using isolated transmitters and receivers. Wire lengths range from 0.5 to 1 mm for ease of delay measurements and for demonstrating reliable fabrication and signal transmission over longer length scales. This paper is organized as follows: Section II describes the characteristics of graphene interconnects and their integration 0018-9383/$26.00 © 2010 IEEE process with CMOS. Section III discusses the CMOS chip architecture and test setup. Section IV presents the onchip measurement results. Finally, Section V concludes this paper.
II. GRAPHENE INTERCONNECTS

A. Graphene Growth and Patterning
In this paper, large graphene sheets are grown by chemical vapor deposition (CVD) [16] , [17] , [19] . Previously, mechanical exfoliation has been used to obtain high-quality graphene [10] , [14] , but this method produces small flakes of graphene and is not suitable for large-scale integration. CVD-grown graphene can produce arbitrarily large graphene sheets [19] , which can then be processed by standard lithography methods to produce narrow graphene wires. For interconnect applications, multilayer graphene is more desirable than a single layer. Thus, the CVD process used in this study uses a Ni catalyst, whereas a Cu catalyst yields monolayer graphene growth [19] , [20] .
CVD growth is carried out on a 500-nm Ni substrate for 5 min at 1000
• C, with 5-30 sccm of methane and 1300 sccm of hydrogen [17] . This results in a large-area multilayered graphene sheet directly on top of the nickel film. After the growth is completed, a layer of poly(methyl methacrylate) (PMMA) is spun on top of the graphene/Ni substrate. A 10% HCl aqueous solution is used to detach the PMMA/graphene layer from the underlying Ni substrate. This PMMA/graphene film can then be placed on an arbitrary target substrate, whereafter the PMMA layer is rinsed off with acetone [17] .
B. Off-Chip Electrical Characterization
For off-chip electrical characterization, the graphene film is placed on a blank SiO 2 /Si substrate. The current CVD process yields graphene sheets with an average thickness of 10-15 nm, and the four-point probe measurements yield an approximate sheet resistance between 600 and 900 Ω/sq. An electron-beam lithography step followed by an O 2 plasma etch produces the graphene wires with widths of 1 and 10 μm and lengths from 50 to 300 μm. Either Ti/Au, Cr/Au, or Ti/Pt metal pads have been deposited to make contacts for probing. Fig. 2 shows the resistance of graphene wires as a function of length/width ratio. For this particular batch of devices, the extracted sheet resistance from the slope was roughly 790 Ω/sq, which is close to the value of 740 Ω/sq obtained from the four-point probe measurements.
C. Integration With CMOS
All processes for graphene/CMOS integration are CMOS compatible and follow a similar flow as in [18] . Fig. 3 shows both a drawing and an optical image of the CMOS chip at one end of the graphene wire. A similar flow as in the previous section is used to transfer the graphene film to the CMOS chip and then define the graphene wires. After Ti/Pt contacts are deposited, a CF 4 /Ar etch process opens the passivation layer to expose the top metal layer of the CMOS chip. A brief Ar plasma is used to clean the native oxide formed on the exposed Al wires. Finally, Ti is sputtered to make the via plugs between the graphene contacts and the CMOS metal layer. Fig. 4 shows the CMOS die and the graphene wires. The graphene wires are integrated and electrically connected to the underlying CMOS drivers and receivers.
III. CHIP OPERATION AND TEST SETUP
The CMOS chip includes an array of drivers/receivers to test signal transmission on integrated graphene wires. Full-and low-swing designs are included. The full-swing topology uses an inverter chain to drive the signal and is unrepeated. The energy for signal transmission on a wire is roughly C w V 2 sw , where C w is the capacitance of the wire, and V sw is the voltage swing on the wire. Thus, by reducing the voltage swing, the energy used to transmit a signal can be significantly reduced. While many variants exist [21] - [24] , this chip uses an NMOS push-pull driver and a secondary reference voltage source V REF to generate a low-swing signal on the graphene wire. The receiver is a single-ended pseudodifferential latch-based sense amplifier [see Fig. 5(a) ] [24] .
The graphene wire was simulated using a π3 distributed RC wire model. The distributed resistance R GR was estimated from the experimental values of the graphene sheet resistance. The capacitance C GR of the wire was estimated from a field solver using the dimensions of the CMOS metal stack and the passivation layer. The parasitic capacitance due to integration, i.e., C INTEG , was also estimated as 2-5 fF.
The measurement setup is shown in Figs. 6 and 7. The transmitter and the receiver are independently clocked with a programmable delay. The balanced clock tree for the transmitter and the receiver are matched to provide minimal skew. Furthermore, the worst-case delay of the transmitter and receivers are 0.59 ns, which is at least an order of magnitude smaller than the delay of the wire. The data input for each channel can either be an alternating 0101 pattern or a 2 31 − 1 pseudorandom binary sequence (PRBS).
IV. MEASUREMENT RESULTS
A. Process and Device Reliability
The test chip was implemented in a standard 0.35-μm CMOS process. As the integrated graphene/CMOS chip primarily serves as a technology demonstrator, a more advanced CMOS technology was not needed and not used here. Similarly, the graphene wire widths are relatively large (4 μm) for ease of fabrication, but the results are expected to scale as linewidths are reduced. The length of the wires are 0.5 and 1 mm. All measurements have used data rates between 1 and 50 Mb/s. Fig. 8 shows the transient waveforms for the low-swing design. A similar waveform is obtained for the full-swing topology. The data output D OUT signal shows that it follows the input D IN pattern and confirms connectivity of the graphene data channel.
The total yield of the working devices was about 60% for 0.5-mm wires and about 3% for 1-mm wires. Unlike the test devices fabricated on flat SiO 2 /Si wafers, the device yield for the longer wires has been affected by the topology of the CMOS passivation layer and the increased number of processing steps. However, similar to [18] , the integration process did not appear to alter the graphene quality. The extracted R GR values from the measurements are close to the expected values. Graphene wires that did not function were mainly a result of lithography alignment errors or tears/voids along the graphene channel. Visual inspection of the chip after each step revealed that graphene teared apart mostly during various lithography/etch steps. Handling small CMOS chips also contributed to lithography challenges. As recent work has demonstrated, the device yield is expected to increase with further process optimization and by working with wafer-scale graphene sheets and CMOS wafers [19] , [25] .
Overall, the measurements were repeatable and did not show any signs of degradation over the period of a month. Fig. 9 shows the measured bit error rates (BERs) using a 2 31 − 1 PRBS. The transmitter/receiver clocks are fixed at a relative skew of roughly 12.8 ns. As V REF decreases, the delay of the channel increases. A sufficient timing margin is guaranteed when the channel delay is much smaller than the preset clock skew, resulting in a very small BER. This timing margin becomes more difficult to meet as the channel delay approaches and exceeds the preset skew, which is reflected in the increase in BER. For the nominal measurements, the graphene wires show BERs less than 2 × 10 −10 at data rates between 10 and 25 Mb/s. This shows reliable operation and that the properties of graphene wires do not drastically change under operating conditions.
B. Delay Performance
The distribution of the measured channel delay is shown in Fig. 10 . In Fig. 11 , the delay of the full-swing design slightly increases at lower supply voltages. For the low-swing topology, V REF sets the voltage swing on the wire. As V REF is reduced, the delay of the channel also increases (Fig. 12 ). This appears to be mainly limited by the noise margin and sensitivity of the sense amplifier at the receiver. For lower supply voltages V DD , the kickback voltage at the receiver input node is reduced and thus allows the low-swing design to operate at lower voltage levels. The data in Fig. 12 could be further improved with better amplifier design but nonetheless illustrates an advantage of the low-swing design. At V DD = 1.5 V, the delay of a full-swing design increases, whereas the low-swing design maintains a smaller delay by tuning V REF .
A minimum width M4 Al wire (L = 1 mm) is included as a reference wire. For the low-swing topology, the measured delay on the M4 wire is 0.497 ns, and the delay on the graphene wire with L = 1 mm is 13.915 ns. The actual M4 wire delay is likely smaller than 0.497 ns as the measurement is dominated by the transmitter and receiver delay. The graphene wire width is 6× that of the M4 wire but 58× smaller in thickness. The resulting cross-sectional area of the M4 wire is roughly 9× larger than that of the graphene wire. While a fair comparison may be difficult, the (per-width) delay performance of the graphene wire clearly underperforms the M4 Al wire. The performance of the graphene wire is limited by its high sheet resistance (600-900 Ω/sq). Ultimately, better control over the growth process is needed to grow highly uniform multilayer graphene films. The projected limits of graphene in comparison to Cu are shown in Section IV-D.
C. Energy Performance
While the total energy of the low-swing design shows modest improvement (1.4-2.1×) over the full-swing design, this is limited by the receivers in this paper. In comparison, the transmitter energy of the low-swing design is 4-4.7× lower than that of the full-swing design. For both design topologies, only 10%-40% of the total energy is dissipated through the transmitters (Fig. 13) . While the transmitter energy scales with wire length, the receivers are clocked and require relatively constant conversion energy. For longer wire lengths and higher density interconnect fabrics, the transmitter energy, and hence the overall energy improvements, is projected to increase.
Although the main advantage of the low-swing design comes from reducing V REF and the energy dissipation on the wire, this energy only accounted for a small portion of the total energy. The energy dissipated from the (low-swing) NMOS drivers is less than 22% of the transmitter energy and less than 4% of the total energy (Fig. 14) . Nonetheless, the solid lines in Fig. 14 are from the simulation results using the values of R GR = 90 kΩ, C GR = 115 fF, and C INTEG = 3 fF, which shows good agreement with the measured results. To compare the capacitive load of the wires, another reference wire was included on top of the passivation layer. A 40-nm Ti/Pt wire with the same width as the graphene wire was fabricated. At V REF = 1 V, the measured energy dissipation values of the NMOS transistors to drive the wire load are 103.23 and 212.73 fJ for the graphene and Ti/Pt wires, respectively. The Ti/Pt wire is roughly 2.5× thicker than the graphene layer, and this is reflected in the larger energy dissipation from the NMOS drivers. A summary of the on-chip measurements is shown in Table I , and the delay and energy performance show good agreement with the expected values of R GR and C GR .
D. Future Prospects
Most importantly, the graphene quality needs to be improved to be competitive with copper interconnects. The graphene used in this paper is too resistive, but sheet resistances as low as 30 Ω/sq from four layers have been reported from p-doped CVD-grown graphene [25] . Chemical doping of AuCl 3 has also been proven to be very effective on one-to two-layer graphene films, reducing their sheet resistance up to 77% [26] . Table II compares the graphene and CMOS wire performance. A monolayer graphene (on SiO 2 ) is highly resistive and may also present manufacturing reliability concerns. Multilayer stacking and doping is necessary to achieve comparable numbers to copper. To achieve the same resistance and dimensions of a copper wire in 16-nm CMOS, the desired number of layers of a multilayer stack is roughly 38, which results in a smaller thickness than that of copper. This leads to roughly half the wire capacitance than copper and, hence, better performance. Furthermore, for the same number of layers, the resistance can be further reduced if the graphene is doped with AsF 5 [27] . The resulting wire capacitance is slightly larger as the interlayer spacing is slightly larger than an undoped multilayer graphene stack.
While Table II lists the ideal values, recent demonstration of sub-50-nm graphene interconnects has shown that the best devices are comparable to copper [14] . Nonetheless, obtaining thick multilayer stacks that approach this limit requires further research. At much narrower linewidths, impurity scattering and line edge roughness are also expected to play a bigger role and increase the resistivity. Finding a reliable method that grows multiple layers while suppressing the interlayer and edge scattering effects remains a future step.
Although the design requirements and process capabilities dictate the graphene thickness, using graphene wires with lower capacitance can be advantageous in energy-constrained systems. The highly resistive wires may be acceptable since many ultralow-energy circuits [28] have modest speed requirements (10 kHz to 10 MHz). More importantly, the ability to grow very thin layers with high precision provides a manufacturing advantage over copper. This may be important even for generalpurpose wires, where the performance benefit shown in Table II is rather modest. The combination of these advantages along with other remarkable properties, namely, high current capacity and thermal conductivity, may prove to be a more compelling reason for adopting graphene. Although producing homogeneous and defect-free graphene layers limits the performance here, this paper establishes a platform to evaluate graphene wires and provides an important step toward realizing a truly integrated graphene/CMOS system.
V. CONCLUSION
This paper has characterized the performance of low-swing signaling on monolithically integrated graphene wires. CVDgrown graphene was fabricated into wires up to 1 mm in length on a 0.35-μm CMOS chip. This paper has primarily focused on technology demonstration, and thus, a more advanced CMOS process was not needed and not used here. Reliable operation of end-to-end data communication on these graphene wires was demonstrated, achieving BERs below 2 × 10 −10 . A lowswing signaling technique was used to achieve a transmitter energy of 0.3-0.7 pJ/b · mm −1 and a total energy efficiency of 2.4-5.2 pJ/b · mm −1 . Despite the high sheet resistivity of as-grown graphene (> 600 Ω/sq), integrated graphene links running at 50 Mb/s was demonstrated. On-chip measurements were in good agreement with the simulated results, and recent work shows promise as the reported sheet resistivity is an order of magnitude smaller than the graphene devices used in this paper. Ultimately, cleaner processing steps and optimized CVD growth conditions are necessary to produce higher quality graphene films. Other unique electrical and thermal properties of graphene may also play an important role in establishing graphene as a viable replacement for copper interconnects. In 2004, she joined the Massachusetts Institute of Technology, Cambridge, where she is currently an Associate Professor with the Department of Electrical Engineering and Computer Science. She has worked in the field of carbon nanotubes for over ten years and has published numerous papers on this subject. She and her colleagues at Stanford were among the first to develop the chemical vapor deposition method for synthesizing individual single-walled carbon nanotubes, and they also initiated the research on carbon nanotube chemical sensors. The research activity in her current group involves controlled synthesis of carbon nanotubes and graphene, investigation of their electronic and optical properties, and integration with the complementary metal-oxide-semiconductor circuits.
